Open Menu Close Menu search Close Menu
shopping-cart Cart
Alert: Unable to connect to Destiny One Course Management. alert-triangle-small
0
Close Menu
Spring Semester and Summer Session now enrolling. Register for your spot today!
View Course Sections

Course Description

Verification of digital hardware designs at the Register-Transfer Level (RTL) usingSystem Verilog. Types of verification: formal vs. simulation-based; random vs.targeted; full-chip vs. unit-level; pre-silicon vs. post-silicon. Standardizedframeworks: Universal Verification Methodology (UVM). Assertion-basedchecking, equivalence checking.Prerequisites: EE 25 or EE 126 or graduate standing.

Affiliated With:

  • School of Engineering