Open Menu Close Menu search Close Menu
shopping-cart Cart
Alert: Unable to connect to Destiny One Course Management. alert-triangle-small
Close Menu
View Course Sections

Course Description

(Cross-listed w/ EE 126) Topics covered include computer abstractions, performance measurements, instruction set architectures, designing processor datapath and control, pipelining, memory hierarchy, I/O, multiprocessors. The associated lab consists of designing, implementing, and validating a simplified MIOS processor using Verilog, a hardware description language. Fall.Recommendations: EE 14.

Affiliated With:

  • School of Engineering